OVERVIEW
Cobham Semiconductor Solutions (formerly Aeroflex) has over 35 years experience converting FPGA based designs and second sourcing of gate array or cell-based designs to Cobham radiation-hardened and commercial process technologies intended for HiRel and space applications. Cobham maintains and continually improves translation libraries and IP for FPGA and second source conversions.

Examples of past FPGA conversions and capabilities include:
- Microsemi (formerly Actel): RH1020, RH1280, RT54SX or RTAX-S/SL FPGA designs
- Xilinx: XC2, XC3, XC4000S, XC8100, Virtex II, Virtex 4, Virtex 5, Virtex 5QV and Virtex 7 FPGA designs
- Altera: MAX 5000 and MAX 7000 FPGA designs
- Honeywell: HX2000, HX3000, and HX5000 gate array designs
- Legacy LSI: 5K, 10K, 20K gate array designs

ADVANTAGES
- Turnkey FPGA ASIC service
  - FPGA netlist or RTL to GDSII
  - Multiple supply voltage options, 1.0V to 5.0V core and IO
  - Form/fit/functional equivalent packaging options
  - Commercial QML Q, V and Y design, assembly, test and qualification flows
  - QML screened or qualified chip capacitors
  - Non-RadHard and Radiation hardness, TID > 100 kradi(Si), SEL immune
- High fault coverage automatic test program generation
  - Stuck-at and transition delay fault test patterns
  - Input, output and bidirectional parametric test patterns
  - JTAG interface
  - Memory BIST
- Production burn-in
  - Dynamic test patterns, high toggle coverage
  - Demonstrated <1 FIT rates
- Mature design methodology
  - Netlist (FPGA, Verilog or VHDL RTL or structural netlist) hand-off
  - Customer provided STA constraints and functional stimuli
  - Cobham design-for-test serial scan, Memory BIST and JTAG insertion
  - Star to finish formal verification
  - Place and route with clock and reset tree synthesis insertion

PACKAGING OPTIONS:
- Microsemi and Xilinx compatible 84, 172, 208, 256 and 352 ceramic quad flat pack package (CQFP)
- Microsemi compatible 624 ceramic column grid array package (CCGA)
- Xilinx compatible 1752 ceramic land grid array (1752 LGA)
- Chip capacitor attach optional
- Power and ground pin compatibility
- Numerous other standard and custom package options available

CUSTOMER DESIGN TOOLKIT
- Gate and cell-based standard cell, compiled memory, IO and analog IP for synthesis and simulation
- Logic rules checkers
- Tester rules checkers
- All design kits available via website download
- Design-for-test guidelines and requirements
- Design kit manuals
### FPGA vs Industry Comparison (example)

<table>
<thead>
<tr>
<th></th>
<th>Microsemi RTAX250-RTAX4000</th>
<th>Cobham UT0.6µm (Gate Array)</th>
<th>Cobham UT0.25µm (Cell Based)</th>
<th>Cobham UT130nm (Cell Based)</th>
<th>Cobham UT90nm (Cell Based)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Usable Gates</td>
<td>30K/500K</td>
<td>500K</td>
<td>3M</td>
<td>15M</td>
<td>50M</td>
</tr>
<tr>
<td>Feature Size</td>
<td>0.15µm, 0.6µm</td>
<td>0.6µm</td>
<td>0.25µm</td>
<td>130nm</td>
<td>90nm</td>
</tr>
<tr>
<td>Core Voltage</td>
<td>3.3V, 2.5V, 1.8V</td>
<td>5V, 3.3V</td>
<td>2.5V, 3.3V</td>
<td>1.5V</td>
<td>1.0V</td>
</tr>
<tr>
<td>I/O Voltage</td>
<td>1.5V</td>
<td>5V or 3.3V</td>
<td>2.5V or 3.3V</td>
<td>1.8, 2.5V, 3.3V</td>
<td>1.5V, 1.8V, 2.5V</td>
</tr>
<tr>
<td>Cold Sparring/5V</td>
<td>Yes/Yes</td>
<td>Yes/Yes</td>
<td>Yes/Yes</td>
<td>No/No</td>
<td>No/No</td>
</tr>
<tr>
<td>Tolerant I/Os</td>
<td>I/O</td>
<td>CMOS, TTL, PCI</td>
<td>LVTTL, PCI I/O, LVC莫斯, SSSL, PCI Core (Synopsys)</td>
<td>LVTTL, LVC莫斯, PCI I/O, PCI Core (Synopsys)</td>
<td>LVTTL, LVCamos, SSSL, 3.215Gbps SerDes</td>
</tr>
<tr>
<td>LVDS/PLL</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Max Frequency</td>
<td>500MHz</td>
<td>215MHz/70MHz/30MHz</td>
<td>1.3GHz</td>
<td>1.5GHz</td>
<td>3.125GHz</td>
</tr>
<tr>
<td>Package</td>
<td>208CQFP, 352CQFP, 484CCGA, 624CCGA</td>
<td>84 CQFP, 172 CQFP, 208CQFP, 256CQFP, 352 CQFP, 472 CCGA</td>
<td>208CQFP, 256CQFP, 352CQFP, 484CCGA, 624CCGA</td>
<td>624 CCGA or 1280 Flip Chip</td>
<td>624 CCGA, 729 CCGA, 729 Flip Chip, 1752 Flip Chip</td>
</tr>
<tr>
<td>TID krad(Si)</td>
<td>200k</td>
<td>100k Cond A</td>
<td>100k to &gt;1M Cond A</td>
<td>100k to 330k Cond A</td>
<td>&gt;100k Cond A</td>
</tr>
<tr>
<td>SEU tolerant IP</td>
<td>Flip-flops, IO</td>
<td>Flip-flops, Memory, IO</td>
<td>Flip-flops, Memory, IO</td>
<td>Flip-flops, Memory, IO</td>
<td>Flip-flops, Memory, IO</td>
</tr>
<tr>
<td>SEL</td>
<td>&gt;104MeV</td>
<td>&gt;128MeV @125°C Guaranteed</td>
<td>&gt;110MeV @125°C Guaranteed</td>
<td>&gt;115MeV @125°C Guaranteed</td>
<td>&gt;120MeV @125°C Guaranteed</td>
</tr>
<tr>
<td>Class Q, V, Y</td>
<td>Demonstrated reliability</td>
<td>8 @55°C</td>
<td>0.4 @55°C</td>
<td>4.1 @55°C</td>
<td>&lt;150 @55°C</td>
</tr>
<tr>
<td>(FIT rate)</td>
<td>reliability (FIT rate)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.