**INTRODUCTION**

The UTMC UT1553B BCRT is a monolithic CMOS integrated circuit that provides comprehensive Bus Controller and Remote Terminal functions for MIL-STD-1553B. The BCRT design reduces the overhead placed on the host computer by automatically executing message transfers, providing interrupts, and generating status information. The BCRT offloads the host processor with built-in memory management functions designed specifically for MIL-STD-1553B applications. Thus the host need only establish the necessary data and/or control parameters in memory so that the BCRT can access the information as required and therefore provide the requisite bus functions.

This application note outlines a simple pseudo-dual-port RAM memory interface for the BCRT to be used in conjunction with a 80186 microprocessor. A DMA interface will also be discussed.

The information supplied in this note is entirely applicable to other members of the UTMC BCRT family. This family includes the BCRTM (a BCRT with Monitor functions) and the BCRTMP (a BCRT which operates with a wide variety of avionics serial bus protocols).

**DESIGN SELECTIONS**

The 80186 processor provides the designer with a number of convenient signals for selecting memory and I/O ports. In this application note, the BCRT's registers are in peripheral space. 8K x 16 of static RAM is in the 80186's software programmable “mid-range” memory space. 8K of memory is sufficient for most 1553 applications, but any amount of memory can be used without affecting this design.

**PSEUDO-DUAL-PORT RAM ARCHITECTURE**

The BCRT is equipped with signals for implementing a pseudo-dual-port design with ease. The input signals are: RD, WR, and MEMCSI. The output signals are RRD, RWR, and MEMCSO. When the BCRT is not accessing memory, indicated by DMACK high, the inputs are passed through to the outputs. When DMACK is low, the inputs are blocked. To generate wait states, an arbitration device controls the 80186’s S RDY signal. The same device controls access to the BCRT by the 80186, and to the memory by the BCRT. Figure 1 shows the input and output signals to this device.

**ARBITRATION DETAILS**

The arbitration algorithm can be accomplished in a small programmable logic device such as a 22V10. Figure 2 shows a description of the state machine necessary through the use of a state diagram and state table. The state machine is designed to change states on the rising edges of CLKOUT.

A request by the 80186 is defined as the assertion of either MCS0 in the case of a memory access or PCS0 in the case of a BCRT access. Since either access requires use of the shared address and data buses, they are treated identically. A request by the BCRT is defined as the assertion of its DMAR signal.

Upon reset, the arbitration state machine (ASM) goes to state a. It remains in this state until one of three possible conditions:

1. the BCRT requests
2. the 80186 requests
3. both 1 & 2

In case 1, the ASM goes to state c. Here, DMAG is asserted. Upon receiving DMAG, the BCRT asserts DMACK. The ASM remains in state c until one of three events occur:

1.1. the BCRT deasserts DMACK
1.2. the 80186 requests
1.3. both 1 & 2
Figure 1. Arbitration PLD Inputs and Outputs

Figure 2. Arbitration PLD Description

Notes:
1. CS = MCS0 + PCS0.
2. All signals in this diagram have been converted to positive logic; thus DMAR indicates the asserted (low) state and DMAR indicates the deasserted (high) state of the actual signal.
3. SRDY must be synchronized to CLKOUT.
In case 1.1, the BCRT returns to idle state \textit{a}. In case 1.2, the ASM advances to state \textit{d}, where SRDY is deasserted causing the 80186 to wait until the BCRT is finished. The ASM stays in state \textit{d} until DMACK is deasserted, at which time it advances to state \textit{e}. In this state, the address buffers switch back to 80186 control. The data the processor is trying to read or write is passed. The ASM then returns to state \textit{a}, where the SRDY is asserted and the 80186 completes its cycle.

In case 1.3, the 80186 requests access in the same cycle that the BCRT has completed. In this case, state \textit{b} is entered and the processor performs a cycle as if the ASM had started from an idle state.

In case 2 from above, the 80186 requests from an ASM idle state. In this case, the ASM goes to state \textit{b}. State \textit{b} prevents the BCRT from receiving a DMAG. On the next cycle, the 80186 cycle is complete and the ASM returns to idle state. For slower memories, wait states may be added (with SRDY deasserted) between \textit{a} and \textit{b}. However, care must be taken not to exceed the maximum DMAR to DMAG times given in the BCRT data sheet.

In case 3 from above, the BCRT and 80186 request at the same time. In this case, the BCRT wins and the 80186 must wait (entering state \textit{d}).

Figures 4 and 5 show timing diagrams for each of the possible arbitration scenarios. These diagrams show the transitions on a cycle-by-cycle basis of CLKOUT. For exact timing delays for the 80186 or BCRT, consult the appropriate data sheet.

### Memory Control/Access Logic

Figure 3 shows the connection of the remaining control signals required in this interface. Note the use of bus transceivers and latches to demultiplex the 80186 address/data bus. Also note the use of the RD, WR, MEMCSL, RRD, RWR, and MEMCSO signals. If additional memory devices or other peripherals are to be placed in the 80186 system, they should have separate bus transceivers and latches.

### DMA Configuration

If additional memory devices and other peripherals are put on the shared address/data bus shown in the diagram, the pseudo-dual-port design is essentially converted to DMA configuration. The arbitration algorithm must now be used for all 80186 accesses. In this configuration, the BCRT lacks a “local” data bus, eliminating several bus buffers and latches. The disadvantage to this approach is that the BCRT data transfers now compete with non-1553-related activity on the host bus. In systems with low bus throughput, this alternative may be an acceptable.

### Summary

This note has shown a simple pseudo-dual-port RAM implementation for a BCRT to 80186 interface. A separate application note is available discussing a true dual-port configuration.

For further information on UTMC products and literature, please contact UTMC applications support.

<table>
<thead>
<tr>
<th>CURRENT STATE</th>
<th>INPUTS</th>
<th>NEXT STATE</th>
<th>OUTPUTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>\textit{S}_0 \textit{S}_1 \textit{S}_2</td>
<td>DMAR CS DMACK</td>
<td>\textit{S}_0 \textit{S}_1 \textit{S}_2</td>
<td>DMAG SRDY</td>
</tr>
<tr>
<td>\text{a} 0 0 0</td>
<td>0 0 X</td>
<td>\text{a} 0 0 0</td>
<td>0 0</td>
</tr>
<tr>
<td>\text{a} 0 0 0</td>
<td>0 1 X</td>
<td>\text{b} 1 0 0</td>
<td>0 0</td>
</tr>
<tr>
<td>\text{a} 0 0 0</td>
<td>1 0 X</td>
<td>\text{c} 0 1 0</td>
<td>0 0</td>
</tr>
<tr>
<td>\text{a} 1 0 0</td>
<td>1 1 X</td>
<td>\text{d} 0 1 1</td>
<td>0 0</td>
</tr>
<tr>
<td>\text{b} 1 0 0</td>
<td>X 1 X</td>
<td>\text{b} 1 0 0</td>
<td>0 0</td>
</tr>
<tr>
<td>\text{c} 0 1 0</td>
<td>X 0 X</td>
<td>\text{a} 0 0 0</td>
<td>0 0</td>
</tr>
<tr>
<td>\text{d} 0 1 1</td>
<td>X X 0</td>
<td>\text{a} 0 0 0</td>
<td>1 0</td>
</tr>
<tr>
<td>\text{e} 0 0 1</td>
<td>X X X</td>
<td>\text{a} 0 0 0</td>
<td>0 1</td>
</tr>
</tbody>
</table>
BCRT is in peripheral space.
Memory is in midrange memory space 0.

Figure 3. System-Level Control Signals
80186 Access with no Arbitration

Figure 4. Arbitration Timing Diagram

BCRTM Access with no Arbitration

Note:
If the BCRTM asserts DMAR while the state machine is in state b, it will have to wait until the state machine returns to state a before its request will be processed. (Processing then continues as shown below.)
80186/BCRTM Request at Same Time

80186 Requests While BCRTM is using the Bus (BCRTM is on Last Cycle)

Figure 5. Arbitration Timing Diagram
80186 Requests While BCRT is using the Bus (BCRTM is not on Last Cycle)

<table>
<thead>
<tr>
<th>CLKOUT</th>
<th>T₁</th>
<th>T₂</th>
<th>T₃</th>
<th>T₄</th>
<th>T₅</th>
<th>T₆</th>
<th>T₇</th>
<th>T₈</th>
<th>T₉</th>
</tr>
</thead>
<tbody>
<tr>
<td>STATE MACHINE</td>
<td>a</td>
<td>c</td>
<td>d</td>
<td>d</td>
<td>d</td>
<td>d</td>
<td>e</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>DMAR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DMAG</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DMACK</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCS0/MCS0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SRDY</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 5. Arbitration Timing Diagram (cont.)